Abstract-A robust self-interleaving mechanism for parallel hysteresis current controlled inverters is proposed, with sustained switching under all load conditions. A fast interleaving technique that can be applied for normal load conditions is combined with a self-interleaving mechanism, which ensures correct switching during voltage clamping operation. A minimum switching frequency and maximum duty cycle is guaranteed under all load conditions enabling the use of low-cost bootstrap circuits to drive the highside switches. The interleaving approach results in reduced volume of the passive components and better dynamic response. The self-interleaving mechanism was analyzed using the state-plane method, extended to multiple parallel modules. Simulations were conducted to verify the combined operation of both methods and measurements were performed on a 3 kW prototype zero-voltage-switching inverter with a discrete hysteresis current controller.
I. INTRODUCTION
With respect to the switching losses, voltage stress, and natural commutation of the switching node voltage, Zero Voltage Switching (ZVS) inverters have significant advantages over conventional hard switched inverters. A disadvantage is the large circulating current, at least two per unit current stress, that is required to achieve ZVS. This high current results in a large volume of the passive components for high power inverters. Interleaving reduces the input and output current ripple significantly and results in better dynamic response and smaller volume of passive components. The advantages of both techniques can be exploited by combining ZVS and interleaving techniques [1] .
ZVS hysteresis current controlled inverters, also referred to as Resonant Pole Inverters (RPI) [2] , normally stop switching under voltage clamping conditions (i.e., no voltage difference across the inductor) because the desired current level is not reached. This precludes the use of a low-cost bootstrap circuit to drive the highside MOSFETs in the switching legs because of the possibility of very long on time. To enable the use of simple bootstrap circuits, a minimum on time of the low side switch and a maximum duty cycle has to be guaranteed. Parallel connected modules, with interleaved switching and guaranteed minimum on time of the low side switch, must maintain interleaved switching under all output conditions to make volume reduction of the passive components possible.
This paper proposes a method to guarantee a minimum on time of the low side switch and maximum duty cycle, together with a novel self-interleaving technique that guarantees interleaved switching under voltage clamping conditions. Both are combined with an improved interleaving technique for normal output condition, based on [3] , [4] . The methods together guarantee interleaved ZVS under all output conditions, enabling the use of a low-cost boot strap circuit to drive the high-side switches and a reduced volume of the passive components.
In Section II the basic topology of the RPI is presented. Section III introduces a mechanism to guarantee a minimum on time of the lower switch and a maximum duty cycle, based on additional turn-off criteria. In Section IV the topology is extended to operate in parallel and the advantages of interleaved switching are analyzed. Section V presents the proposed improved interleaved switching method for hysteresis current controlled inverters under normal load conditions. Section VI introduces a novel self-interleaving technique with sustained interleaved switching during voltage clamping. Finally, theory and simulations are compared to measurements of a 3 kW zero voltage switching resonant pole inverter prototype with its control implemented in an FPGA. Figure 1 shows a single RPI switching leg as presented in [5] , where all voltages are referenced to ground. Zero voltage turn-on is guaranteed by ensuring that i Lf commutates to the anti-parallel diode before the corresponding switch is turned on. Zero voltage turn-off is achieved by fast turn-off of the switches in combination with limited du sn /dt of switching node voltage u sn during commutation. The limited du sn /dt is accomplished by charging or discharging the switching node capacitance C r , using the energy stored in the filter inductor L f , during the dead-time between switching. A minimum current in L f is required to guarantee complete commutation of the switching node voltage [2] , given by
II. BASIC TOPOLOGY
where 3) Turn-on of a switch shall only occur when the body diode (D1 or D2) of the corresponding switch starts conducting. 4) The average filter current i Lf equals the set-point current i set .
Rule 4 is accomplished by setting the turn-off levels such that i set = (i hi + i lo ) /2, where i hi and i lo are the high and low turn-off levels of the hysteresis current controller (see Fig. 2 ). Different types of hysteresis current control have been proposed for the RPI topology [6] , [7] . Most of them make use of fixed minimum current to guarantee commutation of the switching node voltage over the full output voltage range, given bŷ
Fixed hysteresis current control [6] results in variable switching frequency, depending on u out , with high circulating current, at least 2 p.u. current stress, over the full range of i set . Variable hysteresis current control can be used to minimize the circulating currents. Figure 2 depicts the variable hysteresis current control strategy proposed in [6] , where i th has to be set such that commutation of u sn is guaranteed (≥î Lfmin ) and that the maximum switching frequency is limited. The maximum switching frequency can be approximated by
where T onS1 and T onS2 are the on time of the corresponding switches, and T snD1 and T snD2 are approximations of the time required to commutate the switching node voltage u sn to the positive or negative supply voltage rail. The maximum switching frequency occurs when i set and u out are 0, resulting in T onS1 = T onS2 and T snD1 = T snD2 , which leads to
The switching frequency is limited by the resonance frequency of C r and L f , resulting in the following upper bound for guaranteed ZVS:
Variable hysteresis current control results in a switching frequency that is dependent on both i set and u out , but it leads to less current stress for |i set | ≤î set compared to fixed hysteresis current control, whereî set is the maximum set-point current. Also, more sophisticated hysteresis current control schemes have been proposed [7] , which include the sign of u out to reduce the current stress even more under certain output conditions. The approach depicted in Fig. 2 is used in this paper. Table I shows the corresponding turn-off levels. 
III. SUSTAINED SWITCHING
A minimum on time of the lower switch (S2) and a maximum duty cycle is required when a low-cost bootstrap circuit is used to drive the high side switch (S1). This minimum on time is not guaranteed when using hysteresis current control. Normally, hysteresis current controlled inverters stop switching when voltage clamping occurs, that is, when there is no voltage difference left across L f to change the current (u out = ±U DC ). This halted switching can be prevented by adding additional turn-off criteria to the hysteresis current controller. Such an additional turn-off criterion can be based on di Lf /dt or u out . Figure 3 shows simulated data and the corresponding state-plane for clamping of u out to the positive supply voltage U DC using variable hysteresis current control on the RPI topology ( Fig. 2 ) combined with the following additional turn-off criteria: 1) If di Lf /dt ≤ 0 and S1 is conducting then turn off S1. 2) If di Lf /dt ≥ 0 and S2 is conducting then turn off S2.
From t 0 to t 1 in Fig. 3 , S1 is conducting and i Lf is increasing. When assuming no losses in the resonant circuit and constant i out during the on time of S1, the state
(a) Time waveforms variables in this interval can be described as follows,
Lf /dt ≤ 0 occurs and S1 is turned off. The switching node voltage u sn commutates to the negative supply and D2 starts conducting. After that, S2 is turned on and i Lf decreases. To ensure that the minimum current required to commutate (i th ≥î Lfmin ) is reached at t 3 and t 5 , the radius R of the circular path in Fig. 3(b) , that occurs when S1 is conducting, should satisfy
To guarantee ZVS during, or just before, voltage clamping of u out to the positive supply, i lo has to be adjusted to i lo = 2i out − i th if i out < i set < 0 and
To reduce computational load or to allow implementation in an analog circuit, (8) can be simplified to a conservative bound as
Equation (9) triggers the clamping operation in a conservative way, resulting in a reduced slew rate during one switching cycle. In the state-plane of Fig. 3(b) during voltage clamping operation (6) and (7) describe a half circle with radius R centered around (U DC , Z f i out ). This cycle repeats until clamping stops, which occurs when i out ≥ i set . The above derived equations are valid for clamping of u out to the positive supply rail. Similar equations can be derived for clamping to the negative rail. Also a different di Lf /dt can be chosen to optimize the minimum on time of the lower switch and the maximum duty-cycle (δ max ).
When using the above presented method for sustained switching under voltage clamping conditions, the minimum switching frequency of the RPI topology depicted in Fig. 1 , can be approximated as
when neglecting the influence of the commutation time of u sn . Also the maximum duty cycle can be determined, resulting in
The maximum duty-cycle and minimum on time of the lower switch depend on L f , C f , i th , and i out , and are well defined, making it easy to design a low-cost bootstrap circuit to drive the high side switch. Figure 4 depicts the parallel connection of modules as proposed in [3] . Every module has its own filter inductor L f but the filter capacitor C f is shared. This should be compared to simply paralleling switches to achieve the desired output current/power specification, in which case the output filter consists of only one inductor and capacitor.
IV. PARALLEL CONNECTION
Parallel modules with interleaved switching present advantages over paralleling of switching devices. The effective switching frequency of the system is N times higher. As a consequence the response time to a change of i set is on average N times faster than for single modules, resulting in a better dynamic response. Each module supplies only N −1 of the current to the load resulting in less stored energy per filter inductor. When assuming the same number of switches used for both N parallel modules and a single module, and that i th =î Lfmin for i set =î set , the ratio between total stored energy in N parallel inductors and a single inductor becomeŝ
Due to the N times smaller ripple current with N times higher frequency that occurs due to interleaved switching, the capacitance, and consequently the volume of C f , can be reduced compared to paralleling of switching devices. For equal maximum voltage ripple on u out , the ratio between the filter capacitance required for N parallel modules with interleaved switching C fN and a single module C fS becomes
The current ripple through C f is reduced significantly compared to a single module, leading to a significant total volume decrease of the passive components compared to a single module with parallel switching devices. This is at the cost of (N−1) more circuits to sense the individual filter inductor currents.
V. INTERLEAVED SWITCHING
In [3] a master-slave interleaving scheme is presented based on correcting ramps that are added to the turn-off current levels. The approach is improved in [4] to operate in a ring configuration. Ramps can be used to steer the time shift between the filter inductor current ripples (i Lf ) of the individual modules. Figure 5 depicts the current waveform i Lf for a single module, together with the desired current waveform and the correcting ramps r p and r n . The correcting ramps are added to both turn-off levels, i hi and i lo , to improve the dynamic response [4] . To steer the actual current waveform to the desired current waveform, the control ramps are positioned such that they intersect i hi and i lo at the time of desired turn-off of the corresponding switch [3] . This results in a time shift and, as a consequence, convergence of the actual i Lf to the desired waveform.
The interleaving scheme, using correcting ramps, can be analyzed from the time-shift between the actual and desired waveform before ΔT sh [k] and after ΔT sh [k+1] each switching cycle (see Appendix). The time-shift is given by 
and in dead-beat control if the numerator of the polynomial equals 0. If the denominator becomes zero, switching is halted. This cannot occur if (15) is satisfied. By substituting dr p /dt with κ di LfS2 /dt and dr n /dt with κ di LfS1 /dt the speed of convergence can be set by choosing κ between 0 and 1, resulting in
(16) The slope of the ramps can be calculated from the measurement of u out for a given U DC and L f , leading to a simple adaptive interleaving control scheme compared to the scheme proposed in [3] , where the slope of the ramps is fixed.
The time-shift between the inductor currents of N individual parallel modules can be controlled by adding ramps to the turn-off levels of the N−1 slave modules. The steady-state time shifts T sh between the inductor currents and consequently the positive and negative ramps can be determined from the steady-state switching time of the master module
where x is the number of the corresponding slave module
The time shifts in (17) are used for the positioning of the correcting ramps r px and r nx , which are added to i hi and i lo of the slave modules. This can be seen from Fig. 6 , where T sh1 = t 7 −t 6 , T sh2 = t 8 −t 6 , T sw = t 9 −t 6 , N = 3, and i � hi is the positive turn-off level after a step on i set is applied. In [3] the time-shifts of the positive ramps r px are determined from the previous switching period of the high-side switch of the master module . However, faster dynamic response can be obtained by using the newest available switching time of both the high-side and the low-side switch of the master module to position both r nx and r px . This can be seen from the bottom graph of Fig. 6 (i Cf ), where both the original (based on [3] ) and the proposed methods are applied for Δi set = 5 A and κ = 0.5. For clarity, the individual inductor currents are only plotted for the proposed method.
Component variation of L f results in different steadystate switching times of the individual parallel modules. As a consequence sub-optimal time shifts and small steady-state current differences between the individual parallel modules will occur. Also a ripple component with frequency equal to 1/T sw will appear. Component variation between the filter inductors of the individual modules should be kept low. The disturbance can be seen in Fig. 7 where the simulated step response is depicted under the same conditions as in Fig. 6 but with 5% variation of the individual filter inductors (L f ). Simulations were conducted with the parameters and component values shown in Table II .
VI. INTERLEAVED SWITCHING UNDER VOLTAGE CLAMPING CONDITIONS
During voltage clamping operation of parallel modules (u out = ±U DC in Fig. 1) , (16) is not valid and the interleaving approach using correcting ramps is not effective. The ramps, used for interleaving during normal operation, have to be disabled during voltage clamping operation. Under voltage clamping conditions, no voltage is left across L f to change the current. Because the filter capacitor C f is shared, this occurs for all parallel connected modules simultaneously, and synchronization, not interleaving, of i Lf will occur if one of the additional turn-off criteria is satisfied. To prevent this the additional criteria are extended to the following, 1) If di Lf /dt ≤ 0 and S1 is conducting, then only turn off S1 of the module carrying maximum i Lf . 2) If di Lf /dt ≥ 0 and S2 is conducting, then only turn off S2 of the module carrying minimum i Lf .
To analyze the behavior during voltage clamping, the state-plane of Fig. 3(b) was extended to multiple parallel modules. Figure 9 depicts the time waveform and the corresponding state-plane of the filter inductor current for N = 3 parallel modules, when applying the extended additional turn-off criteria, and for voltage clamping to the positive supply rail. During time intervals (t 4 ..t 5 ), (t 6 ..t 7 ), and (t 8 ..t 9 ), S1 of all modules is closed until di Lf /dt ≤ 0 occurs. This can be modeled as in Fig.  8(a) , when assuming i out constant over one switching cycle. For this condition the state-plane for the sum of the filter inductor currents ( � i Lf ) can be defined using impedance Z f , depicted in the right graph of Fig. 9(b) . The resonance that occurs during conduction of S1 of all parallel modules describes a half circle with radius R � , centered round (U DC , Z f i out ) in the state-plane. This can be translated to a state-plane representation for individual filter inductor currents using impedance Z N = N Z f , which is depicted in the left graph of Fig. 9(b) . At times t 5 , t 7 , and t 9 , turn-off occurs of S1 of the module carrying maximum i Lf due to di Lf /dt ≤ 0. As a consequence commutation of the corresponding switching node voltage u sn occurs, after which S2 is turned on. The filter inductor current i Lf of the commutating module decreases until i lo is hit in intervals (t 3 ..t 4 ), (t 5 ..t 6 ), (t 7 ..t 8 ), and (t 9 ..t 10 ). This can be modeled as in Fig. 8(b) . During the current commutation u out remains approximately constant due to the relatively short time of the resonance that is completed during commutation. The current in the filter inductors that are not commutating will therefore be approximately constant during current commutation. This can be seen from the left graph of Fig. 9(b) . After current commutation, S2 is turned off again and transition of u sn occurs. The cycle repeats until clamping of u out stops. From Fig.  9 it can be seen that self-interleaving occurs when using the suggested additional turn-off criteria.
For clamping of u out to the positive supply U DC , when assuming i Lf constant for the modules that are not commutating, the filter inductor currents of the N−1 modules that are not commutating at t 4 , t 6 , t 8 , and t 10 can be determined from i lo together with the current increase in each cycle, which equals 2R
A discrete-time description for the transient behavior of the inductor currents is given by
where i Lf is a vector containing the N−1 inductor currents of the modules that are not commutating, sorted from high to low, and u is a vector containing the output current i out and the negative turn-off level i lo , that is,
G is of size (N −1)×(N −1) and H of size (N −1)×2 and are found to be
where I is an identity matrix of size (N −2) × (N −2) and J a unit matrix of size (N −1) × (N −1). A consequence of (18) is that an addition of 2R � /Z N to the corresponding N −2 inductor currents occurs, where the lowest current is defined by i lo + 2R
� /Z N . Stability of the self-interleaving mechanism can now be determined by examining the eigenvalues of G. The approach results in stable interleaved switching if all eigenvalues are within the unit circle. Interleaved switching occurs only when N is odd, for an even number of parallel modules, G has one eigenvalue on the unit circle at −1, see Fig. 11 . No convergence to interleaved switching for N is even occurs when using di Lf /dt = 0 as additional turn-off criterion, shown in Fig. 10 . The eigenvalues will be closer to the unit circle for increasing N , resulting in decrease of speed of convergence for an increasing, odd, number of parallel modules (see Fig. 11 ).
For parallel connected modules also other measures are required to ensure that commutation of u sn is possible. To guarantee ZVS during, and just before, voltage clamping to the positive supply, i lo has to be adjusted to i lo = 2i out /N − i th if i out < i set < 0 and
where max (i Lf ) represents the highest of the N filter inductor currents. To reduce computational load or to allow implementation in an analog circuit, (19) can be simplified to a conservative bound as
The above derived equations are valid for clamping of u out to the positive supply rail. Similar equations can be derived for clamping to the negative supply rail. Also a different di Lf /dt can be chosen as an additional turn-off criterion. When choosing di Lf /dt � 0 for clamping to the positive supply rail U DC and di Lf /dt � 0 for clamping to the negative rail −U DC , this results in steady-state interleaved switching for any number of parallel connected modules. This is not treated in this paper and will be discussed elsewhere.
Zn ihi
Zn · iLf , t > t3 Zn · iLf Zn · iout/N uout [V] Zf � iLf [V]
VII. EXPERIMENTAL RESULTS
The proposed interleaving method was implemented in the FPGA of a digitally controlled 2.8 kW RPI prototype, based on an existing 12 kW 3 phase hysteresis current controlled ZVS inverter. The related parameters, supply voltage and component values are presented in Table II. The threshold current i th was chosen at 5 A to limit the maximum switching frequency to approximately 30 kHz, although 1.2 A is sufficient to guarantee commutation of u sn over the full output voltage range of the converter. Fig 12 shows interleaving method, which is in good agreement with the simulation results presented in Fig. 7 , and confirms the fast dynamic response of the approach.
Measurements with sinusoidal excitation were made to verify the achieved ripple cancellation, the results are depicted in Fig. 13 . A ripple current amplitude of 2.5 A is achieved for i set = 5 + 5 sin (2π50t) A. This is in good agreement with the factor N reduction of the ripple current that can be expected from odd interleaved triangular current waveforms. 
VIII. CONCLUSION
An all-digital interleaving method is suggested in this paper, aiming to improve the system dynamic response. The effectiveness of the method is analytically demonstrated. Simulations done on models with component variation confirm the effectiveness of the approach. The suggested interleaving method shows significant improvements on ripple current cancellation, dynamic response, and total volume of the passive components, compared to a single module. A self-interleaving mechanism for odd number of modules is proposed and is demonstrated analytically and with simulations. This results in a maximum on time of the high side switches during voltage clamping operation, enabling the use of low-cost bootstrap circuits for ZVS hysteresis current controlled converters. A 3 kW 
